A method of manufacture of a Super Steep Retrograde Well Field Effect Transistor device starts with an SOI layer formed on a substrate, e.g. a buried oxide layer. Thin the SOI layer to form an ultra-thin SOI layer. Form an isolation trench separating the SOI layer into N and P ground plane regions. Dope the N and P ground plane regions formed from the SOI layer with high levels of N-type and P-type dopant. Form semiconductor channel regions above the N and P ground plane regions. Form FET source and drain regions and gate electrode stacks above the channel regions. Optionally form a diffusion retarding layer between the SOI ground plane regions and the channel regions.

 
Web www.patentalert.com

< MOSFET structure with high mechanical stress in the channel

< Transistor and logic circuit on thin silicon-on-insulator wafers based on gate induced drain leakage currents

> Floating entrance guard for preventing electrical short circuits

> Compliant component for supporting electrical interface component

~ 00240