A plurality of metal interconnects incorporating dielectric spacers and a method to form such dielectric spacers are described. In one embodiment, the dielectric spacers adjacent to neighboring metal interconnects are discontiguous from one another. In another embodiment, the dielectric spacers may provide a region upon which un-landed vias may effectively land.

 
Web www.patentalert.com

< Semiconductor devices

> Semiconductor memory device with vertical fuse

> Semiconductor device and method of manufacturing the same

~ 00573