Method and apparatus are described for a memory cell includes a substrate, a body extending vertically from the substrate, a first gate having a vertical member and a horizontal member and a second gate comprising a vertical member and a horizontal member. The first gate is disposed laterally from the body and the second gate is disposed laterally from the first gate. The horizontal member of the first gate overlaps the horizontal member of the second gate.

 
Web www.patentalert.com

< PMOS transistor with discontinuous CESL and method of fabrication

> Damascene process for carbon memory element with MIIM diode

> Embedded stressed nitride liners for CMOS performance improvement

~ 00557