A semiconductor memory device includes a semiconductor substrate including an insulating layer, a charge storage region of a first conductivity type on the insulating layer, and an insulating film on the insulating layer and surrounding the charge storage region. A body region of the first conductivity type is on an upper surface of the charge storage region, and a gate stack including a gate electrode and a gate insulating film is on the body region. A source region and a drain region of a second conductivity type are on opposite sides of the body region. The charge storage region extends further towards the semiconductor substrate than the source region and/or the drain region. Methods of forming semiconductor memory devices are also disclosed.

 
Web www.patentalert.com

< Semiconductor integrated circuit devices having upper pattern aligned with lower pattern molded by semiconductor substrate and methods of forming the same

> Semiconductor device and method of manufacturing the same

> Periphery design for charge balance power devices

~ 00547