A microcontroller unit having a suspend mode of operation includes a processing circuit for receiving digital information and processing said received digital information. Timing circuitry generates timing signals to the processing circuit responsive to signals received from a clock circuit which generates both an internal clock signal and an external clock signal. Circuitry for controlling the selective application of a synchronized enable signal and the external clock signal to the timing circuitry. The circuitry applies the internal clock signal to the timing circuitry in at least an active mode of operation of the microcontroller unit responsive to at least one first control signal and applies the external clock signal to the timing circuitry in at least a suspend mode of operation of the microcontroller unit responsive to at least one suspend control signal.

 
Web www.patentalert.com

< Self-timed processor

> Method for recognizing and verifying FIFO structures in integrated circuit designs

> Determining networks of a tile module of a programmable logic device

~ 00520