A method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. Electrical interconnects are held to a minimum in length by making efficient use of polyimide or polymer as an inter-metal dielectric thus enabling the integration of very small integrated circuits within a larger circuit environment at a minimum cost in electrical circuit performance.

 
Web www.patentalert.com

< Post passivation interconnection schemes on top of IC chip

> Back end of the line structures with liner and noble metal layer

~ 00437