In one embodiment, a semiconductor package is formed by adding a layer of
particles to desired portions of a packing substrate. The layer of
particles forms a matrix of crevices that provides a micro-lock feature
for mechanically locking or engaging encapsulating materials.
