A method for designing a system on a PLD is disclosed according to a first
embodiment of the present invention. A logic design is optimized. Logic
circuits from the logic design are mapped to resources on the PLD. At
least some of the resources are fitted onto locations on the PLD by
utilizing a user-specified procedure.