A process is described for the fabrication of submicron interconnect structures for integrated circuit chips. Void-free and seamless conductors are obtained by electroplating Cu from baths that contain additives and are conventionally used to deposit level, bright, ductile, and low-stress Cu metal. The capability of this method to superfill features without leaving voids or seams is unique and superior to that of other deposition approaches. The electromigration resistance of structures making use of CU electroplated in this manner is superior to the electromigration resistance of AlCu structures or structures fabricated using Cu deposited by methods other than electroplating.

 
Web www.patentalert.com

< Lateral short-channel DMOS, method of manufacturing the same, and semiconductor device

< Semiconductor device with an L-shaped/reversed L-shaped gate side-wall insulating film

> Electronic component with flexible bonding pads and method of producing such a component

> Semiconductor device and manufacturing method thereof

~ 00208