A dual-port memory controller having a memory controller and at least one delaying unit. Since the memory controller executes a data access by selecting one processor, the memory controller outputs at least one request disapproval signal indicating that it cannot accept data access requests from other processors. The delaying unit includes a clock oscillator, and flip-flops receiving the clock signal and delaying the request disapproval signal. The delaying unit varies the delay time by varying the clock frequency of the clock oscillator. The memory controller executes data access to the same memory area after a predetermined period of time elapses, so processors can read/write stabilized data.

 
Web www.patentalert.com

< Organization of multiple snapshot copies in a data storage system

< Method and apparatus for handling memory read return data from different time domains

> Method and apparatus for avoiding cache line collisions between an object and corresponding object table entries

> Decoupling floating point linear address

~ 00202