A technique is described to reduce the complexity of floating point linear address (FLA) maintenance in a superscalar processor by coupling FLA updates when floating point data is stored instead of when floating point addresses are stored.

 
Web www.patentalert.com

< Dual-port memory controller for adjusting data access timing

< Method and apparatus for avoiding cache line collisions between an object and corresponding object table entries

> High-performance, superscalar-based computer system with out-of-order instruction execution

> Method and apparatus for reducing register file access times in pipelined processors
~ 00202