Redundancy semiconductor memory device with error correction code (ECC) circuits for correcting errors in recovery fuse data
   
   

A semiconductor integrated circuit device includes a memory array having first to Nth banks, where N is an integer greater than or equal to 2. The memory array further includes a redundancy block having first to Nth column recovery circuit blocks corresponding to the first to Nth banks, first to Nth row recovery circuit blocks corresponding to the first to Nth banks, first to Nth ECC fuse blocks corresponding to the first to Nth banks, and first to Nth ECC circuits corresponding to the first to Nth banks. During initial cycles, the first to Nth ECC circuits correct errors in column recovery fuse data in the first to Nth column recovery circuit blocks and errors in row recovery fuse data in the first to Nth row recovery circuit blocks by using ECC fuse data in the first to Nth ECC fuse blocks, respectively.

 
Web www.patentalert.com

< High speed vector access method from pattern memory for test systems

< Asynchronous FIFO circuit and method of reading and writing data through asynchronous FIFO circuit

> Method and apparatus for providing feedback from a compactor to a router to facilitate layout of an integrated circuit

> Process and system for management of test access port (TAP) functions
~ 00192