Test apparatus having multiple test sites at one handler and its test method
   
   

A test apparatus includes one handler connected to a tester and one test board divided into two or more sites or two or more test boards. Since only the sites on the test board (or test boards) need be duplicated, rather than the loading lanes or sorters of the handler, the test apparatus can be conveniently compact. Further, while testing semiconductor devices on one site or one test board, semiconductor devices in another site or on another test board can be sorted according to the test result. This enables the reduction or elimination of tester idle time to optimize the efficiency of the test apparatus.

 
Web www.patentalert.com

< Semiconductor die package

< Method of testing a semiconductor package device

> Evaluating pattern for measuring an erosion of a semiconductor wafer polished by a chemical mechanical polishing

> Liquid crystal display device with a counter voltage line intersecting the drain lines
~ 00185