Hetero-junction bipolar transistor and a method for manufacturing the same

   
   

This invention provides a hetero-junction bipolar transistor (HBT) in which both a base resistance and a base-collector parasitic capacitance are decreased. The HBT has a collector (C) 18, a base (B) 20 and an emitter (E) 26. The collector comprises an outer collector region and an inner collector region, a thickness of the outer collector region is greater than that of the inner region. The base comprises an intrinsic region and an extrinsic region on the outer collector region, while the intrinsic base disposed on the inner collector region. The emitter is disposed on both the intrinsic base and the extrinsic base, and has a band gap energy greater than that of the base.

 
Web www.patentalert.com

< GaAs substrate with Sb buffering for high in devices

< Photoconductor-on-active-pixel (POAP) sensor utilizing a multi-layered radiation absorbing structure

> Technique for suppression of edge current in semiconductor devices

> Triple gate device having strained-silicon channel

~ 00177