High-voltage transistor with multi-layer conduction region

   
   

A high voltage insulated gate field-effect transistor includes an insulated gate field-effect device structure having a source and a drain, the drain being formed with an extended well region having one or more buried layers of opposite conduction type sandwiched therein. The one or more buried layers create an associated plurality of parallel JFET conduction channels in the extended portion of the well region. The parallel JFET conduction channels provide the HVFET with a low on-state resistance.

 
Web www.patentalert.com

< Nitrogen controlled growth of dislocation loop in stress enhanced transistor

< Semiconductor integrated circuitry and method for manufacturing the circuitry

> Semiconductor photodetector device and manufacturing method thereof

> Push-pull configurations for semiconductor device having a PN-Junction with a photosensitive region

~ 00137