Apparatus and method for testing redundant memory elements

   
   

A semiconductor device includes a primary memory array, primary addressing circuitry, a redundant memory array, redundant addressing circuitry, and a first signal pad. The primary memory array includes primary memory elements operable to store data, and the primary addressing circuit is operable to select the primary memory elements. The redundant memory array includes redundant memory elements operable to store data and is also operable to be programmed from a programmable state to provide redundant memory elements for defective primary memory elements. The first signal pad is operable to receive serial selection data, and the redundant addressing circuit is connected to the first signal pad and is operable to receive the serial selection data from the first signal pad and select the redundant memory elements in response.

 
Web www.patentalert.com

< Local thermal enhancement of magnetic memory cell during programming

< Magnetic switching element and a magnetic memory

> Method and system for making TMR junctions

> Minimization of metal migration in magnetic random access memory

~ 00194