System and method for executing tests on an integrated circuit design

   
   

The present invention is generally directed to a system and method for performing evaluation tests on a circuit design. Specifically, the present invention is directed to a system and method that controllably executes test routines on a netlist file. Broadly, the system of the present invention is a software package that is configured to execute a wide variety of tests, checks, or evaluations on a circuit design, as defined by a netlist file. An inventive aspect lies in the controllable execution of the various tests, checks, and evaluations, whereby certain tests may be omitted. In accordance with this novel aspect of the invention, the program may look to one or more files that contain a listing of tests that would otherwise be performed by the program, but which the program omits if listed in any of the one or more exclusion files. Preferably, the system employs two such exclusion files: one which is located in a "local" directory (i.e., the same location from which the program is being launched), and a "global" exclusion file, which is located in a predetermined, or specified, location.

 
Web www.patentalert.com

< System and method for gathering and automatically processing user and debug data for mobile devices

< Application programming interface to the simple object access protocol

> Method to control alternative application operation based on results of an ordered application execution attempt

> Processing architecture having field swapping capability

~ 00188