The invention relates to a layer arrangement, a memory cell, a memory cell arrangement
and a method for producing a layer arrangement. The layer arrangement has a monocrystalline
substrate, a highly doped region in the substrate and a metallically conductive
structure in the highly doped region, a partial region of the highly doped region
that is arranged in a surface region of the substrate being monocrystalline.
