Minimization of overhead of non-volatile memory operation

   
   

A method and structure are provided that reduce the overall time of the read-erase-modify-write cycle time of non-volatile memories. Specifically, the erase operation of the read-erase-write cycle is avoided in certain circumstances. In one embodiment, the erase operation is skipped where a predetermined pattern is found in at least a portion the block. In another embodiment, the erase operation is skipped where a status of the block indicates that the erase operation can be skipped.

 
Web www.patentalert.com

< Efficient method for mode change detection and synchronization

< Method and apparatus for reordering memory requests for page coherency

> Computer storage systems

> Automatic READ latency calculation without software intervention for a source-synchronous interface

~ 00182