Control chip with multiple-layer defer queue

   
   

A control chip having a multiple-layer defer queue therein and a method of operating the control chip. The control chip is coupled to a CPU bus and a PCI bus. The control chip comprises of a PC request queue, a multiple-layer defer queue, a PCI access queue and a PCI controller. The multiple-layer defer queue facilitates the processing of a multiple of concurrent CPU requests that belong to a first request type. The multiple-layer defer queue supports retry and defer transactions, thereby reducing data transmission between the CPU and the control chip.

 
Web www.patentalert.com

< Automatic READ latency calculation without software intervention for a source-synchronous interface

< Clock synchronized dynamic memory and clock synchronized integrated circuit

> Ordering data writes from a local storage device to a remote storage device

> Memory map adjustment to support the need of adapters with large memory requirements

~ 00182