DRAM cell with enhanced SER immunity

   
   

A memory cell that has first and second fully depleted transfer devices each having a body region and first and second diffused electrodes. The cell has a differential storage capacitor having at least one node abutting and in electrical contact with one of the first and second diffused electrodes of each of the transfer devices. The storage capacitor has a primary capacitance and a plurality of inherent capacitances, wherein the primary capacitance has a capaictive value that is at least approximately five times greater than that of the plurality of inherent capacitances.

 
Web www.patentalert.com

< Junction-isolated depletion mode ferroelectric memory devices

< Temperature measuring method and apparatus in semiconductor processing apparatus, and semiconductor processing method and apparatus

> Power semiconductor switch

> Semiconductor device with alternating conductivity type layers having different vertical impurity concentration profiles

~ 00177