A programmable device includes multiple function unit control memories connected to multiple sequencers through an address selection network. Sequencers are dynamically assigned to function unit control memories allowing intermediate level including statement level and control construct level parallelism. A programmable device can be partitioned by reassigning function unit control memories to different sequencers operable to execute Very Long Instruction Word (VLIW) instructions.