A device including a transistor that includes a source region; a drain
region; and a channel region, wherein the channel region electrically
connects the source region and the drain region along a channel axis; and
a memory cell, wherein the memory cell is disposed adjacent the drain
region so that the channel axis runs through the memory cell.