A translator converts an input model, such as resulting from a simulation of a design to be verified, into an output model suitable for verification by a model checker. The input model, for example, may be produced using Simulink, and the output model, for example, may be a NuSMV model.

 
Web www.patentalert.com

< Semiconductor integrated circuit device and method of testing same

> System and method for efficient analysis of point-to-point delay constraints in static timing

> Compiler apparatus with flexible optimization

~ 00597