Methods, systems and computer program products to implement hardware
memory locks are described herein. A system to implement hardware memory
locks is provided. The system comprises an off-chip memory coupled to a
System-On-a-Chip(SOC) unit that includes a controller and an on-chip
memory. Upon receiving a request from a requester to access a first
memory location in the off-chip memory, the controller is enabled to
grant access to modify the first memory location based on an entry stored
in a second memory location of the on-chip memory. In an embodiment, the
on-chip memory is Static Random Access Memory (SRAM) and the off-chip
memory is Random Access Memory (RAM).