A method, system and computer program product for estimating a static power consumption of an integrated circuit are disclosed. The static power consumption of a cell of the integrated circuit is characterized based on contributions of an input node(s) and an output node(s) of the cell. A contribution considers a leakage weight and a leakage probability of a node. A logic template of the cell may be created to better represent a contribution of an internal node to the static power consumption of the cell.

 
Web www.patentalert.com

< Rendering GUI widgets with generic look and feel

> Variable threshold system and method for multi-corner static timing analysis

> Dynamically typed unsafe variance

~ 00588