A planar, double-gate transistor structure comprising upper and lower gate stacks that each comprises a single-phase high-K dielectric gate dielectric is disclosed. The transistor structure is particularly suitable for fully-depleted silicon-on-insulator electronics having gate-lengths less than 65 nm.

 
Web www.patentalert.com

< Trench transistor with increased avalanche strength

> Semiconductor structure with enhanced performance using a simplified dual stress liner configuration

> Temperature compensated work function based voltage reference

~ 00586