A test structure for integrated circuit (IC) device fabrication includes a plurality of test structure chains formed at various regions of an IC wafer, each of the plurality of test structure chains including one or more vias; each of the one or more vias in contact with a conductive line disposed thereabove, the conductive line being configured such that at least one dimension thereof varies from chain to chain so as to produce variations in seed layer and liner layer thickness from chain to chain for the same deposition process conditions.

Web www.patentalert.com

< Semiconductor device including fuse focus detector, fabricating method thereof and laser repair method using the fuse focus detector

> Display device and fabrication method thereof

> Nitride-based semiconductor device of reduced voltage drop, and method of fabrication

~ 00585