The invention relates to a method and apparatus providing a memory cell array in which each resistance memory cell is connected in series to a capacitive element. Access transistors are not necessary to perform read and write operations on the memory cell. In one exemplary embodiment, the capacitive element is a capacitor.

 
Web www.patentalert.com

< System and method for a query language mapping architecture

> Memory element with thermoelectric pulse

> Systems and methods for controlling program installation on a computing device

~ 00583