A flash memory device includes an array of memory cells for storing data pages, at least one buffer (e.g. a memory buffer and a cache buffer) for transferring the data pages to and from the array of memory cells and a host, and an output pin. A logic mechanism is operative to select, from among a plurality of conditions related to an operation on the array of memory cells, a condition that drives a signal being output on the output pin. A data page transfer by the host is contingent on the signal being output on the output pin.

 
Web www.patentalert.com

< Calibrating a defect scan parameter for a disk drive

> Partial block data programming and reading operations in a non-volatile memory

> NAND flash memory with a programming voltage held dynamically in a NAND chain channel region

~ 00577