A method for correcting a plurality of violations in a circuit design and new cells used in the method are disclosed. The method generally includes the steps of (A) implementing a first engineering change order in the circuit design to correct a first of the violations, (B) implementing a second engineering change order with a special cell to correct a second of the violations, the special cell having a plurality of interfaces available for a signal path associated with the second violation, each of the interfaces having a characteristic appropriate to correct the second violation, each of the characteristics having a different performance and (C) routing the signal path to one of the interfaces to fix the second violation.

 
Web www.patentalert.com

< Semiconductor memory device and method for generating ROM data pattern

> Skew insensitive clocking method and apparatus

> Replacing single-cut via into multi-cut via in semiconductor integrated circuit design

~ 00568