System for programming a selected non-volatile memory cell in a memory array having a gate node coupled to a wordline WL(n) and a drain node connected to a selected bitline by injecting hot carriers from a drain region of an injecting memory cell having a gate node coupled to a next neighbor wordline WL(n-1) into a floating gate of the selected non-volatile memory cell on the wordline WL(n).

 
Web www.patentalert.com

< Non-volatile storage with early source-side boosting for reducing program disturb

> Method of fabricating a self-aligning damascene memory structure

> Method for implementing diffusion barrier in 3D memory

~ 00565