By adjusting a register's capturing clock edge timing so that the register
captures data when the data returns to a correct state, the register may
be protected against DSET upsets. If a data glitch occurs near the clock
edge, the valid time at the register output is increased (CLK to Q). This
valid time increase occurs when the presence of a DSET transient is
detected near the clock edge.