Systems, methods, and other embodiments associated with time separated signals are described. One system embodiment includes a delay circuit, two or more sets of interconnects, and a clocked deracer circuit. In the system embodiment, at least one of the sets of interconnects is arranged as a shield for another set of interconnects. In the system embodiment, the delay circuit may select a timing delay to apply to the first signal to produce the near-end signal based, at least in part, on a desired ratio between a reduction in the slack associated with a setup time on a far-end receiver and a reduction in the slack associated with a hold time on a near-end receiver.

 
Web www.patentalert.com

< Memory checking device and method for checking a memory

> IC chip at-functional-speed testing with process coverage evaluation

> Base platforms with combined ASIC and FPGA features and process of using the same

~ 00559