A memory device described herein includes a bit line having a top surface and a plurality of vias. The device includes a plurality of first electrodes each having top surfaces coplanar with the top surface of the bit line, the first electrodes extending through corresponding vias in the bit line. An insulating member is within each via and has an annular shape with a thickness between the corresponding first electrode and a portion of the bit line acting as a second electrode. A layer of memory material extends across the insulating members to contact the top surfaces of the bit line and the first electrodes.

 
Web www.patentalert.com

< Semiconductor interconnect and method of making same

> Method and apparatus for precisely aligning integrated circuit chips

> Wafer level burn-in and electrical test system and method

~ 00559