A stack processor comprises a data stack with a T register, an S register,
and eight hardwired bottom registers which function in a circular
repeating pattern. The stack processor also comprises a return stack
containing an R register, and eight hardwired bottom registers which
function in a circular repeating pattern. The circular register arrays
described herein eliminate overflow and underflow stack conditions.