Methods are provided for fabricating a stress enhanced MOS transistor. One such method comprises the steps of depositing and patterning a layer of sacrificial material to form a dummy gate electrode and replacing the dummy gate electrode with a stressed gate electrode. After the stressed gate electrode has been formed by a replacement process, a stress liner is deposited overlying the stressed gate electrode.

 
Web www.patentalert.com

< Transparent zinc oxide electrode having a graded oxygen content

> Work function control of metals

> Method of manufacturing an ultraviolet light emitting AlGaN composition and ultraviolet light emitting device containing same

~ 00550