A binary frequency divider includes a counter paced by an input signal, means for comparing a counting value with first and second threshold values and supplying first and second control signals synchronized with variation edges of a first type of the input signal. The divider includes means for supplying at least one third control signal shifted by a half-period of the input signal in relation to one of the first or second control signals, and control means for generating the output signal using control signals chosen according to the value of at least one least significant bit of the division setpoint. Application is mainly but not exclusively to UHF transponders.

 
Web www.patentalert.com

< Asynchronously-accessible memory device with mode selection circuitry for burst or pipelined operation

> Context-aware automatic service discovery and execution engine in mobile ad-hoc networks

> Methods and apparatus for dynamic linking program overlay

~ 00550