Dynamic RAM (DRAM) cells are provided. Data can be read from a DRAM cell without draining the stored charge stored in the cell. During a read cycle, current flows between a Read Bit line and a supply voltage, and charge is not drained directly from the DRAM storage node. Each DRAM cell has a small number of transistors. The DRAM cell can be used to store configuration data on a programmable integrated circuits (IC). Pass gates are used on programmable ICs to drive signals across the chip. Data stored in DRAM cells is provided directly to the pass gates at the full supply voltage to prevent signal degradation. A p-channel transistor eliminates all N-type junctions from the storage node reducing the collection of particles that may cause soft errors.

 
Web www.patentalert.com

< Lighter

> Method for designing a fluid dynamic bearing system

> Dynamic surface annealing using addressable laser array with pyrometry feedback

~ 00550