An offset correction circuit examines a residue signal of a stage of a pipeline analog to digital converter (ADC) to determine whether a parameter which could cause offset error, needs to be adjusted. In an embodiment, the parameter is adjusted until a maximum range of the residue signal equals an expected range. In the described examples, the adjusted parameters include timing offset error (when components of an ADC sample the input signal at different time instances) and a voltage offset error (the threshold voltage at which a sub-ADC in a stage the generated sub-code changes to a next value).

 
Web www.patentalert.com

< Sigma-delta modulator with DAC resolution less than ADC resolution

> Chopping and oversampling ADC having reduced low frequency drift

> Reducing power consumption in the early stages of a pipeline sub-ADC used in a time-interleaved ADC

~ 00546