A first stage of a pipeline A/D converter is configured to output a sub analog signal at a level within a predetermined output voltage range even if a level of an input analog signal exceeds a predetermined input voltage range. Therefore, as compared with an example where a limiter circuit is provided on an input side of each stage, a pipeline A/D converter occupying a small area, consuming low power, and having small errors can be provided.