A clamp circuit for use in a DC/DC voltage converter having a first converter output including a first node and a second node, and a second converter output including a third node a fourth node. The clamp circuit includes a positive voltage output node coupled to the first node, a negative voltage output node coupled to the fourth node, a neutral voltage output node, a first diode coupled between the positive voltage output node and the third node, a second diode coupled between the negative voltage output node and the second node, a first inductor coupled between the second diode and the neutral voltage output node, and a second inductor coupled between the first diode and the neutral voltage output node.

 
Web www.patentalert.com

< Inductor Q factor enhancement apparatus has bias circuit that is coupled to negative resistance generator for providing bias signal

> Robust and Efficient dynamic voltage scaling for portable devices

> POL system architecture with analog bus

~ 00538