Methods and apparatuses for computing an absolute difference of two vectors of numbers. In one aspect of the invention, a method for execution by a microprocessor in response to receiving a single instruction includes: receiving a first plurality of numbers and a second plurality of numbers; and generating simultaneously a third plurality of numbers, each of which is an absolute difference between a number in the first plurality of numbers and a number in the second plurality of numbers. The above operations are performed in response to the microprocessor receiving the single instruction.

 
Web www.patentalert.com

< Breaking a lock situation in a processor without detection of the lock situation using a multi-level approach

> Method and system for incorporating non-redundant components in a redundant system in a communications network

> Optimization of combinational logic synthesis through clock latency scheduling

~ 00531