A method for data storage includes employing a first CPU to execute code from a ROM associated therewith. A second CPU is employed to upload code from a flash memory to a code RAM associated with the first CPU, while the first CPU is available to perform other tasks.

 
Web www.patentalert.com

< CONFIGURABLE RANDOM NUMBER GENERATOR

> WRITE FAILURE PROTECTION FOR HIERARCHICAL INTEGRITY SCHEMES

> RE-FLASH PROTECTION FOR FLASH MEMORY

~ 00514