A semiconductor device having a semiconductor chip stack on a rewiring plate is disclosed. In one embodiment, the device includes an external contact area having a plurality of external contact area regions which are physically separate from one another is arranged on the underside. The individual external contact area regions are assigned to the individual semiconductor chips in the semiconductor chip stack. The external contact regions of an individual external contact area have a common external contact which electrically connects the external contact area regions.

 
Web www.patentalert.com

< Wiring paterns formed by selective metal plating

> Substrate for packaging semiconductor chip and method for manufacturing the same

> Wafer level I/O test and repair enabled by I/O layer

~ 00514