Disclosed is a method for designing a semiconductor device so as to prevent the device from being broken even when memory circuits are reset. This method is executed using a computer as follows. First, the computer groups the memory circuits arranged on the basis of arrangement information. Then, the computer inserts a delay circuit between reset lines such that the reset timing of the memory circuits is different in each group. Therefore, the reset timing is different in each group. As a result, a large current flowing during reset is controlled to suppress AC noise so that the semiconductor device can be prevented from being broken.

 
Web www.patentalert.com

< System and method to reduce LBIST manufacturing test time of integrated circuits

> Input/output circuit for handling unconnected I/O pads

> Wiring methods to reduce metal variation effects on launch-capture clock pairs in order to minimize cycle-time overlap violations

~ 00512