A dynamic probe system for probing a FPGA with at least one core. A trace core is added to the FPGA, the trace core in communication with a plurality of signal banks, each signal bank comprising a plurality of signals in the at least one core. A logic analyzer, in communication with the trace core and selecting the bank of signal to be sent from the trace core to the logic analyzer.

 
Web www.patentalert.com

< Plug-in problem relief actuators

> Method and program for supporting register-transfer-level design of semiconductor integrated circuit

> Techniques to manage a flow cache

~ 00512