A semiconductor memory device includes a clock period detector, a column address enable signal generator, and a multiplexing circuit. The clock period detector detects a period of an external clock in response to a pulse width information signal having a pulse width corresponding to that of the external clock. The column address enable signal generator generates a column address enable signal activated in response to a column access signal. The multiplexing circuit multiplexes points of time of inactivation of the column access signal in response to the detected signal outputted from the clock period detector.

 
Web www.patentalert.com

< Optical sampling interface system for in-vivo measurement of tissue

> Method of forming mirrors by surface transformation of empty spaces in solid state materials

> Catheter tip electrode assembly and method for fabricating same

~ 00509