A memory hub permits a graphics processor to access random access memories, such as dynamic random access memories (DRAMs). In one implementation, the memory hub permits an increase in effective memory bandwidth by aggregating the memory of two or more memories. In another implementation, the memory hub permits a graphics processor to offload memory access interfacing operations to the memory hub.

 
Web www.patentalert.com

< Distributed Antialiasing In A Multiprocessor Graphics System

> Ordered Storage Structure Providing Enhanced Access to Stored Items

> Scalable Port Controller Architecture Supporting Data Streams Of Different Speeds

~ 00508