A semiconductor device includes a semiconductor substrate including silicon and an oxide layer on the substrate. The oxide layer includes silicon. An interfacial dielectric layer is disposed on the oxide layer opposite the substrate. The interfacial dielectric layer includes HfO.sub.2, ZrO.sub.2, a zirconium silicate alloy, and/or a hafnium silicate alloy having a thickness between about 0.5 nm and 1.0 nm. A primary dielectric layer is disposed on the interfacial dielectric layer opposite the substrate. The primary dielectric layer includes AlO.sub.3; TiO.sub.2; a group IIIB or VB transition metal oxide; a trivalent lanthanide series rare earth oxide; a silicate alloy; an aluminate alloy; a complex binary oxide having two transition metal oxides and/or a complex binary oxide having a transition metal oxide and a lanthanide rare earth oxide. A thickness of the primary dielectric layer is at least about five times greater than the thickness of the interfacial dielectric layer.

 
Web www.patentalert.com

< Ceramic coating material

> Laminated material with imprinted information, article on which the same is attached, method for reading information code

> Chemical mechanical polishing slurry composition for shallow trench isolation process of semiconductor

~ 00507